Ultra-high Speed and Dual-Channel Data Acquisition Card with 1GSPS Based on PXI Bus
Abstract
This paper discusses the chief techniques and design principles of an ultra-high speed and dual-channel data acquisition card based on PXI bus, using FPGA (Field Programmable Gate Array) as logic controller cell. The instrument consists of pre-process circuit, A/D converter, SDRAM (Synchronous Dynamic random access memory), and control circuit integrated in FPGA. It can achieve allowing up to 1000MHz real-time sampling rate. The test result indicates that the system works normally and the system design is successful.
Keywords
High-speed data acquisition; Virtual Instrument; PXI Bus; A/D converter; FPGA
Full Text:
PDFReferences
Analog Inc. AD9054 Chip Parameter Electronic Document. pdf[EB/OL]. http://www.analog.com. (in Chinese)
Xiaojun Yang, Xi Chen, Qingmin Zhang. Simulation and Research on the Effect of Clock Jitter on ADC Transform Performance[J]. Journal of University of Science and Technology of China, 2005(1):20-24. (in Chinese)
Altera Inc. SDRAM Controller (IP CORE) User's Manual. pdf[EB/OL] http://altera.com.
Guanghui Xu, Dongxu Cheng, Ru Huang, et al. Embedded Development and Application Based on FPGA[M]. Beijing: Publishing House of Electronics Industry, 2006. (in Chinese)
Liu Jia, Zhou Fuda. A multi-channel data acquisition system based on PXI[J]. Electronic Measurement Technology, 2006,10:129-134. (in Chinese)
DOI: http://dx.doi.org/10.26549/met.v2i1.753
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.